TABLE OF CONTENTS

Chairman's Introduction vii

Program Chairman's Introduction ix

Program Committee xi

Reviewers xiii

Session Chairpersons xv

K1: Invisible laws and public myths of programming 1
Keynote speaker: W.M. Turski

K2: Massively parallel computers: past, present and future 5
Keynote speaker: D.H. Schaefer

K3: ESPRIT basic research: secure tomorrow's innovation 9
Keynote speaker: G. Metakides

A1: Topics on computer architecture 11
Session Chairman: E. Sanchez (CH)

Improving the division instruction of application-specific RISCS 13
M. Lois Anido (BR)

Micro-instruction placement by simulated annealing 23
E.S.T. Fernandes (BR), V.C. Barbosa (BR), A.F. de Souza (BR), N.Q. Vasconcelos (BR)

Compilation techniques for a high level language processor 29
B.W. Watson (NL), W.J. Withagen (NL), M.P.J. Stevens (NL)

A2: Multiprocessors 37
Session Chairman: B. Lent (CH)

A communication mechanism and its implementation in the Multi-SIMD Massively Parallel Machine SPHINX 39
S. Bouaziz (F), E. Pissaloux (F), A. Mérigot (F), F. Devos (F)

MULTIPLUS: a modular high-performance multiprocessor 45
J.S. Aude (BR), A.J.O. Cruz (BR), A.C. Pachezo Jr. (BR), A.M. Meslin (BR), G. Bronstein (BR), G.P. Azevedo (BR), N.R. Figueira (BR), R.P. Azevedo (BR), S.C. Oliveira (BR)

A shared memory architecture for parallel cyclic reference counting 53
R.D. Lins (BR)

A3: Optimization of high speed digital circuits 59
Session Chairman: K. Eshraghian (AU)

Accurate extraction of interconnect capacitances by adaptive mixed F.E.M..... 61
L. Ferragut (E), R. Montenegro (E), G. Winter (E), A. Núñez (E)

Optimization and architectural evaluation of regular combinatoric structures..... 69
V. Eisele (D), D. Schmitt-Landsiedel (D)

Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation 75
K. Eshraghian (AU), R. Sarmiento (E), P.P. Carballo (E), A. Núñez (E)

A4: Object oriented VLSI design..... 83
Session Chairman: L. Jozwiak (NL)

VLSI integrated circuit design representation in an object-oriented CAD environment 85
W. Wrona (PL), A. Pawlak (D)

Object-oriented modelling in digital circuit CAD systems..... 93
C. Charlton (UK), P. Leng (UK), M. Rivers (UK)

Object oriented system analysis for VLSI..... 101
Y.C. Hu (NL), A.C. Verschueren (NL), M.P.J. Stevens (NL)

B1: Design and testing of real-time systems..... 109
Session Chairman: J. Karjalainen (SF)

A comparison of temporal Petrinet techniques in the specification and design of hard real-time systems..... 111
J.S. Sagoo (UK), D.J. Holding (UK)

Minimizing the maximum lateness in real-time computations with extended deadlines..... 119
P. Tu (USA), K.-J. Lin (USA)

A simulation-based system for testing real-time embedded software in the host environment 127
H. Honka (SF), M. Kattilakoski (SF)

B2: Operating systems issues in parallel processing..... 135
Session Chairman: S. Winter (UK)

An analysis of communication and multiprogramming in the Helios operating system 137
F. Hemery (F), D. Lazure (F), E. Delattre (F), J.F. Mehaut (F)

Interprocess communication with multicast support in DMINIX operating system 145
S. Rong Tsai (CHT), R. Jing Chen (CHT)

An efficient routing strategy to support process migration 153
F. Delaplace (F), J.L. Giavitto (F)

B3: Hardware building blocks 161
Session Chairman: K. Kuchcinski (S)

Use of mathematical procedures for the task of power measurement and the corresponding VLSI-realization 163
R. Rauscher (D), V. Gruppe (D)

3D hardware packages for parallel architectures 171
J.-L. Bechennec (F), F. Capello (F), D. Etiemble (F)

Design of a custom DRAM storage unit coupled to i486(tm) 179
J.-L. Peter (F)

B4: VLSI synthesis 183
Session Chairman: H.P. Zima (A)

A hardware allocator guided by cost functions 185
J. Septién (E), D. Mozos (E), R. Hermida (E), F. Tirado (E)

Data path synthesis from a microcontroller instruction set specification in MicroSyn 193
H.G. Häck (D), F. Krohm (D), Y. Manoli (D)

Scheduling in a continuous area-time design space 199
J. Cortadella (E), R.M. Badía (E), E. Ayguadé (E)

C1: CMOS implementation of the IBM ESA/390 207
Session Chairman: N. Roethe (D)

A CMOS implementation of the ESA/390 mainframe architecture 209
N. Roethe (D), U. Wille (D)

Data consistency in a multiprocessor system with 'store in' cache concept 215
G. Doettling (D)

The clock, test and maintenance control chip of the IBM ES/9221 221
D. Schmunkamp (D), C.W. Starke (D)

A VLSI-CAD system for efficient design of CMOS/390 processors 227
A. Tietz (D), J. Koehl (D)

C2: Fault tolerant parallel systems 235
Session Chairman: P. Milligan (UK)

Fault tolerance for highly parallel computers 237
M. Dal Cin (D)

Fault tolerant aspects of a dynamic dataflow architecture – PATTSY 243
V.L. Narasimhan (AU), T. Downs (AU)

Towards an optimal combination of error detection mechanisms 253
A. Steininger (A), H. Schweinzer (A)

C3: Advances in object oriented design 261
Session Chairman: K. Klöckner (D)

An object oriented approach to data persistence 263
M. Ancona (I), G. Nani (I), M. Paci (I)

Language and runtime support for distributed object groups 271
A. Schill (D)

Implementation and design of PVD: an interactive protocol specification and validation environment 281
K.C. Huang (CHT), W.S. Hsieh (CHT), C.S. Lu (CHT), M.S. Yang (CHT), T.S. Nain (CHT), I. Lin (CHT)

The design and implementation of VOOM: a parallel virtual object oriented machine 289
A.T. Balou (UK), A.N. Refenes (UK)

C4: Architectural synthesis 297
Session Chairman: A. Núñez (E)

A design concept for verified concurrent controllers 299
M. Schäfer (D), G. Klein-Hessling (D)

A Prolog-based design environment for the high-level synthesis of application-specific architectures 307
P. Tsanakas (GR), G. Papakonstantinou (GR), S. Kaxiras (GR)

An architectural design support environment for high-performance digital systems 315
S. Antoniazzi (I), M. Mastretti (I)

Task level behavioral hardware description 323
L.P.M. Benders (NL), M.P.J. Stevens (NL)

D1: Image processing 333
Session chairman: F. Vajda (H)

An intelligent sensor integrated preprocessing facility for neural networks 335
J. Büddefeld (D), K.E. Grosspietsch (D), B.J. Hosticka (D), R. Klinke (D), G. Wagner (D)

Multiprocessor based image coding 343
V. Silva (P), L. Cruz (P), F. Lopes (P), A. Rodrigues (P), L. de Sá (P)

The determination of angular values and parameters in flat surfaces: from the mathematical approach to the CORDIC architecture 349
C. Alippi (UK)

D2: Fault tolerant parallel software 357
Session Chairman: M. Dal Cin (D)

A stable transactional memory for building robust object oriented programs 359
G. Muller (F), B. Rochat (F), P. Sanchez (F)

Software fault tolerance in concurrent ADA programs 365
A. Clematis (I), V. Gianuzzi (I)

Software fault tolerance in concurrent systems: conversation placement using CSP 373
G.F. Carpenter (UK), A.M. Tyrrell (UK)

D3: Program development environments 381
Session Chairman: P. Milligan (UK)

Visual languages, their definition and application in system development 383
S. El-Kassas (NL)

An integrated software environment for large-scale Occam programming 393
V.C. Barbosa (BR), L.M. de A. Drummond (BR), A.L. H. Hellmuth (BR)

An integrated framework for the design of distributed programming environments 401
M.A. Ruz Fernández (E), G. León Serrano (E), M.V. Elbal Díaz (E)

D4: VLSI design and routing 411
Session Chairman: A. Pawlak (D)

From a high level description of an IC to silicium: don't lose design intent 413
F. Calvo Torre (E)

Strategy of one and half layer routing 417
M. Servít (CS), J. Schmidt (CS)

A placing and routing tool implemented in Prolog 425
N.A. Kyrloglou (GR), S. Koutroubinas (GR), A. Koyandis (GR), C.E. Goutis (GR)

E1: Image recognition 435
Session Chairman: S. Karkanis (GR)

Histological image understanding by error backpropagation 437
A.N. Refenes (UK), C. Alippi (UK)

Knowledge-based segmentation using morphological filters 447
J. Neejärvi (SF), V. Fischer (CS), S. Alenius (SF), Y. Neuvo (SF)

An image distance measure insensitive to amplitude and mean value variations .. 453
R. Jezieniecki (E), E. Rovaris (E)

E2: Parallel program development 461
Session Chairman: H.P. Zima (A)

Parallelising C + + -programs for transputer systems 463
T. Ungerer (D)

Implementing Prolog on a DAP/multi-transputer computer 471
P. Kacsuk (UK)

Simulation and visualization tools for linked-based parallel architectures 479
E. Luque (E), R. Suppi (E), J. Sorribes (E), M.A. Mayosky (AR), M.A. Senar (E)

E3: Prolog 487
Session Chairman: R. Peña Mari (E)

Towards a development environment for fifth generation systems..... 489
H. Sorensen (IR), T.A. Delaney (IR), W.P. Kenneally (IR), S.J.M. Murphy (IR), F.B. O'Flaherty (IR), A.B. O'Mahony (IR), D.M.J. Power (IR)

Prolog on a RISC: implementation and evaluation 497
G. Berger Sabbatel (F), A. Jemai (F)

Issues in the implementation of Prolog, and their optimization..... 505
H.C.R. Lock (D), A. Martins (F)

E4: Hardware Description Languages 515
Session Chairman: A. Pawlak (D)

A higher level of behavioural specification: an example in interval temporal logic 517
R.D. Dowsing (UK), R. Elliot (UK)

OPART: a hardware-description language for test generation 525
J. Sziray (H), Z. Nagy (H)

Formalizing the design-trajectory of sequential machines 531
R.J. Huis in 't Veld (NL)

F1: Digital signal processing 539
Session Chairman: E.v. Puttkamer (D)

An applicative real-time language for DSP-programming supporting asynchronous data-flow concepts 541
A. Knoll (D), M. Freericks (D)

Temporal control improvement of hidden Markov models for automatic speech recognition 549
C. Dours-Senac (F)

Array processor for LS FIR system identification 557
S.S. Nikolaidis (GR), O.G. Koufopavlou (USA), S. Theodoridis (GR), C.E. Goutis (GR)

DSP-architecture design with Petri-net based simulator 565
K. Rautiola (SF), P. Jokitalo (SF)

F2: Interconnection networks for multiprocessors 573
Session Chairman: E.L. Zapata (E)

Control policies for interconnected distributed systems via an HIPPI switch 575
I. Chlamtac (USA), A. Ganz (USA), M.G. Kienzle (USA)

A regular interconnection network 583
C.S. Yang (CHT) W.S. Hsieh (CHT), D.C. Lou (CHT), J.S. Tzeng (CHT)

A reconfigurable modular fault tolerant generalized Boolean N-Cube network ... 589
C.S. Yang (CHT), S.Y. Wu (CHT), K.C. Huang (CHT)

On hardware for generating routes in KAUTZ digraphs 593
G.J.M. Smit (NL), P.J.M. Havinga (NL), P.G. Jansen (NL), F. de Boer (NL), B. Molenkamp (NL)

F3: System design 601
Session Chairman: G. Leon (E)

Software life cycle management based on a phase distinction method 603
F. Lehner (A)

Software quality management 609
E. Wallmüller (CH)

Transnet: a method for transformational development of embedded software 617
K. Sacha (P)

A Modula-2 like systems programming language and its implementation 625
J. Miranda (E), J. Fortes (E)

F4: VLSI design tools 635
Session Chairman: M.P.J. Stevens (NL)

GAF: a portable standard-cell floating point adder generator using the CXgen function library 637
A. Compan (F), P. Debaud (F), V. Delorme (F), J.A. François (F), H. Mehrez (F), F. Pêcheux (F)

TVA: a timing verifier with analytic temporal modelling 645
D. Navarro (E), A Roy (E), M. Robert (F), D. Deschacht (F), D. Auvergne (F)

LISAS–simulation tool for regular networks of finite state machines 651
T. Müller-Wipperfürth (A), H. Hellwagner (D), F. Pichler (A)

An efficient method for sequential general decomposition of sequential machines 657
L. Jóźwiak (NL), J.C. Kolsteren (NL)

F5: The ESPRIT-PATRICIA project 665
Session Chairman: G. Musgrave (UK)

The need for a core method 667
E.M. Mayger (UK), M.D. Francis (UK), R.L. Harris (UK), G. Musgrave (UK), M.P. Fourman (UK)

The PATRICIA testability analysis tool 675
M. Hadjinicolaeu (UK), N. Burgess (UK), D. Sciuto (I), G. Buonanno (I), P. Cavalloro (I), G. Zaza (I)

DFG: a graph based approach for algorithmic flow driven architecture synthesis. 683
A. Antola (I), F. Distante (I)

CAD for verified hardware design via category theory 691
R. Zimmer (UK), A. McDonald (UK), R. Holte (CAN)

G1: Control applications 699
Session Chairman: L. Mezzalira (I)

A combined fuzzy and classical PID controller 701
D.P. Kwok (HK), P. Wang (HK), C.K. Li (HK)

A multiprocessor bus system with cyclic data exchange for the field of control and signal processing 709
H. Schweinzer (A), G. Stadlbauer (A)

Concept for a self-calibrating floatingpoint-converter for audio-applications 717
R. Mitterbauer (A)

G2: Network communication protocols 721
Session Chairman: J. Tiberghien (B)

A fast method of protocol validation using reduced stable state exploration technique 723
W.S. Hsieh (CHT), T.S. Naín (CHT), M.S. Yang (CHT), C.S. Lu (CHT), K.C. Huang (CHT)

Deriving protocol specifications from service specifications including parameters 731
M. Kapus-Kolar (YU)

On the specification and implementation of X.25 using CSP and Occam 739
S.P. Van Trees (USA), O. Frieder (USA)

G3: Database systems 745
Session Chairman: G. Leon (E)

Global checkpointing scheme for heterogeneous distributed database systems ... 747
J.T. Lim (ROK), S.C. Moon (ROK)

Algorithms for inference control 755
A. Kameas (GR), P. Fitsilis (GR), G. Pavlides (GR)

Efficient access method for multi-dimensional complex objects in spatial databases: BR tree 765
B.Y. Hwang (ROK), B.W. Kim (ROK), S.C. Moon (ROK)

G4: VLSI testing and fault modelling I 773
Session Chairman: H. Painke (D)

Multiple stuck-at faults detection in CMOS combinational gates 775
G. Buonanno (I), F. Lombardi (USA), D. Sciuto (I), Y.-N. Shen (USA)

Detection of multiple stuck-on/stuck-open faults by single faults test sets in MOS transistor networks 783
F. Darlay (CH)

Mixed level test generation for high fault coverage 791
U. Hübner (D), H. Hinsen (D), M. Hofebauer (D), H.T. Vierhaus (D)

H1: Quality Control 797
Session Chairman: G. Ciccarella (I)

Design and implementation of a distributed real-time expert-system for fault diagnosis in modular manufacturing systems 799
E. Brenner (A), J. Grabner (A), M. Moosburger (A), G. Otschko (A), K. Schlögl (A), P. Seifter (A), J. Song (A), Ch. Steger (A), R. Weiss (A)

Quality control in textile industry via machine vision 807
I. Erény (H), J. Pongrácz (H)

H2: Evaluation of parallel systems 815
Session Chairman: D.R. Wilson (UK)

Parallel solution of state-estimation on an IBM ring network 817
Y. Wallach (USA), E. Yaprak (USA)

Performance evaluation of transputer systems with linear algebra problems 825
A. Fernández (E), J.M. Llabería (E), J.J. Navarro (E), M. Valero-García (E)

H3: Testing methods 833
Session Chairman: F. Distante (I)

Testability measure with reconvergent fanout analysis and its applications 835
X. Gu (S), K. Kuchcinski (S), Z. Peng (S)

Remarks on the use of Reed–Solomon codes in signature analysis 843
A. Pataricza (H)

H4: VLSI testing and fault modelling II 851
Session Chairman: H. Painke (D)

A new approach on fault list handling for faster fault elimination and direct test vector generation 853
M.J. Aguado (E), J.L. Conesa (E), E. de la Torre (E), J. Uceda (E)

Analysis of failure data collected from a TMR microprocessor controller 861
G.A.S. Wingate (UK), C. Preece (UK)

Session Chairpersons' addresses 869

Author index 873

Subject index 879